- Home
- Courses
- Electronics and Communication
- Digital Integrated Circuits
Curriculum
- 1 Section
- 40 Lessons
- 10 Weeks
Expand all sectionsCollapse all sections
- Digital Integrated Circuits40
- 2.1Lecture 1: Semiconductors
- 2.2Lecture 2: Modelling of PN Junction Diodes
- 2.3Lecture 3: Modelling of BJTs
- 2.4Lecture 4: Diode and BJT Model Parameter Extraction
- 2.5Lecture 5: BJT Inverters DC and Switching Characteristics
- 2.6Lecture 6: Schottky Transistor
- 2.7Lecture 7: Specifications of Logic Circuits
- 2.8Lecture 8: Qualitative discussion on TTL Circuits
- 2.9Lecture 9: Standard TTL Circuits
- 2.10Lecture 10: Schottky (74s..) and Low power Schottky (74ls)
- 2.11Lecture 11: Advanced TTL Circuits
- 2.12Lecture 12: I-square L Technology
- 2.13Lecture 14: I-square L – Condition for Proper Operation
- 2.14Lecture 15: I- square L – Propagation delay Self aligned
- 2.15Lecture 16: Schottky Transistor Logic
- 2.16Lecture 17: Stacked I-square L
- 2.17Lecture 18: ECL Basic Operation
- 2.18Lecture 19: Quantitative analysis of ECL 10k Series gates
- 2.19Lecture 20: ECL 100k series; Stacked ECL gates; D-F/F
- 2.20Lecture 13: Edge triggered D-F/F
- 2.21Lecture 21: Emitter Function Logic;Low Power ECL
- 2.22Lecture 22: Polyemitter Bipolar Transistor In ECL;Propagation
- 2.23Lecture 23: Heterojunction Bipolar Transistor Based ECL;ECL
- 2.24Lecture 24: nMOS Logic Circuits
- 2.25Lecture 25: nMOS Logic Circuits(cont..,); CMOS :Introduction
- 2.26Lecture 26: CMOS Inverter
- 2.27Lecture 27: MOS NAND,NOR and Other Gates: Clocked CMOS
- 2.28Lecture 28: Dynamic CMOS ;Transmission Gates;Realization Of MUX,decoder, D-F/F
- 2.29Lecture 29: BiCMOS Gates
- 2.30Lecture 30: BiCMOS Driver;BiCMOS 32-bit Adder
- 2.31Lecture 31: Digital Integrated Circuits – I
- 2.32Lecture 32: Digital Integrated Circuits – II
- 2.33Lecture 33: CMOS SRAM
- 2.34Lecture 34: BiCMOS SRAM
- 2.35Lecture 35: DRAM-CMOS and BiCMOS
- 2.36Lecture 36: ROM-EPROM,EEPROM and Flash EPROM
- 2.37Lecture 37: GaAs MESFET Characteristics and Equivalent Circuit
- 2.38Lecture 38: Direct Coupled FET Logic; Superbuffer FET Logic
- 2.39Lecture 39: Buffered FET Logic; Schottky Diode FET Logic
- 2.40Lecture 40: Transmission Line Effects