Skip to content
Any One Study
  • HOME
  • FAQ
  • ABOUTExpand
    • About Company
    • Vision and Mission
    • Our Team
    • Privacy Policy
    • Terms of Use
  • CONTACT
  • SMART HEALTHExpand
    • Online Health Assistance from Indian Doctors and Specialist . Live Video Consultation
  • BUY NOW
  • LOGIN
  • Register
Live Assistance
Any One Study
  • Home
  • Courses
  • Engineering
  • Design Verification & Test of Digital VLSI Circuits

Design Verification & Test of Digital VLSI Circuits

Curriculum

  • 1 Section
  • 45 Lessons
  • 10 Weeks
Expand all sectionsCollapse all sections
  • Design Verification & Test of Digital VLSI Circuits
    45
    • 2.1
      Introduction to Digital VLSI Design Flow
    • 2.2
      High Level Design Representation
    • 2.3
      Transformations for High Level Synthesis
    • 2.4
      Introduction to HLS: Scheduling, Allocation & Binding Problem
    • 2.5
      Scheduling Algorithms Part 1
    • 2.6
      Scheduling Algorithms Part 2
    • 2.7
      Binding & Allocation Algorithms
    • 2.8
      Two level Boolean Logic Synthesis Part 1
    • 2.9
      Two level Boolean Logic Synthesis Part 2
    • 2.10
      Two level Boolean Logic Synthesis Part 3
    • 2.11
      Heuristic Minimization of Two-Level Circuits
    • 2.12
      Finite State Machine Synthesis
    • 2.13
      Multilevel Implementation
    • 2.14
      Introduction to Formal Methods for Design Verification
    • 2.15
      Temporal Logic: Introduction & Basic Operators
    • 2.16
      Syntax & Semantics of CTL Part 1
    • 2.17
      Syntax & Semantics of CTL Part 2
    • 2.18
      Equivalence between CTL Formulas
    • 2.19
      Introduction to Model Checking
    • 2.20
      Model Checking Algorithms Part 1
    • 2.21
      Model Checking Algorithms Part 2
    • 2.22
      Model Checking with Fairness
    • 2.23
      Binary Decision Diagram: Introduction & construction
    • 2.24
      Ordered Binary Decision Diagram
    • 2.25
      Operation on Ordered Binary Decision Diagram
    • 2.26
      Ordered Binary Decision Diagram for State Transition Systems
    • 2.27
      Symbolic Model Checking Introduction to Digital VLSI Testing
    • 2.28
      Symbolic Model Checking
    • 2.29
      Introduction to Digital VLSI Testing
    • 2.30
      Functional & Structural Testing
    • 2.31
      Fault Equivalence
    • 2.32
      Fault Simulation Part 1
    • 2.33
      Fault Simulation Part 2
    • 2.34
      Fault Simulation Part 3
    • 2.35
      Testability Measures (SCOAP)
    • 2.36
      Introduction to Automatic Test Pattern Generation (ATPG) & ATPG Algebras
    • 2.37
      D-Algorithm Part 1
    • 2.38
      D-Algorithm Part 2
    • 2.39
      ATPG for Synchronous Sequential Circuits
    • 2.40
      Scan Chain based Sequential Circuit Testing Part 1
    • 2.41
      Scan Chain based Sequential Circuit Testing Part 2
    • 2.42
      Built in Self Test Part 1
    • 2.43
      Built in Self Test Part 2
    • 2.44
      Memory Testing Part 1
    • 2.45
This content is protected, please login and enroll in the course to view this content!
Operation on Ordered Binary Decision Diagram
Prev
Symbolic Model Checking Introduction to Digital VLSI Testing
Next

© 2025 Any One Study 

  • HOME
  • FAQ
  • ABOUT
  • CONTACT
  • SMART HEALTH
  • BUY NOW
  • LOGIN
  • Register
Facebook Twitter Instagram YouTube
  • HOME
  • FAQ
  • ABOUT
    • About Company
    • Vision and Mission
    • Our Team
    • Privacy Policy
    • Terms of Use
  • CONTACT
  • SMART HEALTH
    • Online Health Assistance from Indian Doctors and Specialist . Live Video Consultation
  • BUY NOW
  • LOGIN
  • Register